Abstract-Realization of all-digital baseband receiver processing for multi-Gigabit communication requires analog-to-digital converters (ADCs) of sufficient rate and output resolution. A promising architecture for this purpose is the time-interleaved ADC (TI-ADC), in which several "sub-ADCs" are employed in parallel. However, the timing mismatch between the subADCs, if left uncompensated, leads to error floors in receiver performance. Standard linear digital mismatch compensation (e.g., based on the zero-forcing criterion) requires a number of taps that increases with the desired resolution. In this paper, we show that oversampling provides a scalable (in the number of sub-ADCs and in the desired resolution) approach to mismatch compensation, allowing elimination of mismatch-induced error floors at reasonable complexity. While the structure of the interference due to mismatch is different from that due to a dispersive channel, there is a strong analogy between the role of oversampling for mismatch compensation and for channel equalization. We illustrate the efficacy of the proposed mismatch compensation techniques for an OFDM receiver.
I. INTRODUCTION
The analog-to-digital converter (ADC) is a critical component in modern digital communication receivers, enabling costeffective, all-digital implementation of sophisticated baseband signal processing algorithms. However, as communication bandwidths increase, the availability of ADCs with sufficient speed and resolution becomes a concern: Gigahertz bandwidths are required for emerging ultrawideband and millimeter wave [1] applications, while 8-12 bits of resolution are required for providing enough dynamic range when operating in multipath environments with large constellations. The technology of choice at GHz speeds is the "one shot" Flash ADC, but it becomes unattractive beyond 5 bits resolution, due to exponentially (in number of bits) increasing power consumption and hardware complexity [5] . An attractive alternative is the time-interleaved (TI) architecture (refer Fig.  1 ), where several low rate and high resolution "sub-ADCs" can be operated in parallel to synthesize a high rate and high resolution ADC. However, an inherent problem with the TI-ADC architecture is mismatch between the sub-ADCs [7] . Left uncompensated, such mismatch leads to error floors when TIADCs are employed in communication receivers [13] . 1 This research was supported in part by the National Science Foundation under grant CCF-0729222. The authors acknowledge several fruitful discussions with colleagues Sriram Venkateswaran and Jaspreet Singh. 
A. Contributions
We work with a linear model for TI-ADC mismatches: each sub-ADC is modeled as a linear and time-invariant channel. Assuming that the estimates of the mismatch parameters are available (see, e.g., [8] , [10] , [12] , [13] for techniques to estimate the parameters), we investigate the performance of linear mismatch compensation (which can be implemented digitally using the quantized samples at the output of the TI-ADC) to alleviate the error floors induced by mismatches. When the overall TI-ADC operates at the symbol rate, the number of equalizer taps required to compensate the mismatches can scale up rapidly with the desired resolution. The main contribution of this paper is to show that the number of taps can be reduced significantly by the use of oversampling. While we find through our simulation results that oversampling by 25% is effective, for the special case of sampling at twice the symbol rate, we prove that a Bezoutlike identity holds for mismatch compensation, so that perfect zero-forcing compensation can be guaranteed using a finite number of taps. This is analogous to the results from fractionally spaced channel equalization, even though the detailed interference structure due to mismatch is different from that due to the intersymbol interference caused by a dispersive channel. In practical terms, our results imply that, when the communication system bandwidth and the ADC resolution are fixed, we can increase the number of sub-ADCs beyond the minimum required (in order to exploit the complexity reduction resulting from oversampling) and hence, use a power efficient architecture for each sub-ADC [6] . This is expected to result in decreased power consumption, even taking into account the inefficiency due to oversampling.
B. Related work and Comparison
Digital mismatch compensation for TI-ADCs has received a great deal of attention in the literature [8] - [13] . Since the exact zero-forcing equalizers are of infinite length, with slowly decaying taps, truncated/least-squares solutions have been employed in [8] , [9] , [10] . However, the number of taps required can still be prohibitive if the required resolution and/or the mismatch range is large.
Oversampling has been used previously to deal with mismatch-induced impairments [10] , [11] , [12] . Specifically, in [10] , the mismatch estimation is facilitated by the use of oversampling but the compensation requires 41-tap FIR filters. In [11] , [12] , FFT-based compensation is proposed for higher accuracy but the calculation of many FFTs (equal to the number of sub-ADCs) seems expensive for a typical communication receiver setting.
In our own prior work on OFDM-specific mismatch compensation for TI-ADCs [13] , we developed a frequency domain approach whose complexity scales with L, the number of subADCs (regardless of the mismatch level and required resolution) when the number of OFDM subcarriers is a multiple of L. 
II. SYSTEM MODEL
We first describe a linear mismatch model for the TI-ADC and then give details of the linear schemes (based on zeroforcing equalization) employed for mismatch compensation.
A. TI-ADC model
We consider the problem of sampling an analog signal x(t) with the sampling period T o . We assume that the values of the continuous signal x(t) can be obtained by interpolating the symbols as
where h(t) represents the interpolating function. The ADC has a time-interleaved architecture as in Fig. 1 , with L sub-ADCs indexed by integers between 0 and L − 1. We model the l th sub-ADC by a linear, time-invariant channel response h l (t): gain, timing and bandwidth mismatches are special cases of this model [8] . Thus, the variation of h l (t) with l captures the mismatch among the sub-ADCs [8] . The l th sub-ADC outputs nontrivial samples at times (kL + l)T o for integer k, and outputs zeros at all other times. Assuming high enough output resolution, we ignore quantization noise. The digital output of the l th sub-ADC, y l [m], can then be written in terms of the analog input x(t) as [8] 
where mod denotes the modulo operation and the function h l (t), henceforth termed the sub-ADC response, is the convolution of the sub-ADC response h l (t) with the interpolating function h(t).
where we have collected terms with degrees l + kL for integer
, and where
is an L th root of unity. We now add the outputs of all sub-ADCs and use the linearity of the z-transform to obtain the transform of the TI-ADC output
where the terms F i (z) are given in terms of H l (z) as
If H l (z) = 1 for all l (no mismatch, ideal transfer functions for all sub-ADCs), then Y (z) = X(z). In general, the expression for Y (z) in (4) has a signal term F 0 (z)X(z), and interference terms {F i (z)X(w L i z)} for i = 0. We now discuss conventional zero-forcing mismatch compensation for eliminating the interference terms.
B. Zero-forcing mismatch compensation
First consider a single sub-ADC (L = 1) with non-ideal response, in which case Y (z) = H 0 (z)X(z). In this case, the zero-forcing equalizer is given by
For L interleaved sub-ADCs, zero-forcing mismatch compensation (which also addresses non-idealities in the sub-ADC transfer functions) can be achieved using L equalizers in parallel, {G l (z)}, as shown in Fig. 2 . These equalizers operate on the TI-ADC output y [m] such that the l th equalizer output is calculated only for discrete time indices of the form kL+l for integer k. Thus, in practice, the L parallel equalizers can be implemented as a single filter with periodically time-varying coefficients with period L. Owing to the similarity between the structures of the TI-ADC and the equalizer, we can use (4) for relating the equalizer output
where φ k (z) is defined in terms of the equalizer filters {G l (z)} as
We now substitute the expression for Y (z) from (4) in (6) to
We now collect the terms of the form
where the set S α includes all
. Now, we can replace the second summation in (9) by a single summation over k as
where we have also used the fact that (10) and to consequently obtain an undistorted signal term X(z) (except for an integer delay d), we need to satisfy the following system of equations in
where
The matrix A(z) contains information about the mismatch responses {H l (z)}, which completely characterize the TI-ADC and hence, we refer to A(z) as the system matrix.
Once we obtain {φ k (z)} from (11), we can find G l (z) by obtaining the inverse relation to (7) as
We now illustrate, through a running example, how linear equalizers can be obtained when there is timing mismatch among the sub-ADCs. Running Example: We assume T o = 1 and take the sub-ADC response, h l (t), as h(t + δ l ), where the function h(t) is chosen to be
We consider L = 2 (two sub-ADCs) and take δ 0 = 1/10, δ 1 = −1/10. Hence, the timing mismatch (relative to T o ) is ±10%.
The z-domain responses of the sub-ADCs can be written as
We now obtain F 0 and F 1 using (15) in (5) and then find the system matrix A. Solving for φ in (11) and using the obtained values of φ 0 and φ 1 in (13), we get the zero-forcing equalizers as
. 
III. OVERSAMPLING FOR SCALABLE MISMATCH COMPENSATION
For ease of exposition, we first consider oversampling with L = 1. We consider a rational oversampling ratio of p/q, where p and q are relatively prime positive integers such that p ≥ q. From (1), the m th output sample of the p/qoversampling TI-ADC can be obtained as
In order to find the output z-transform, we first consider the following discrete signals:
where represents the convolution operation. Hence, the corresponding z-transforms are related as Y (z) = H(z) X(z). It can be shown from (17) and (18) that y[m] = y [qm] . Now, we use the z-transform properties related to up/down sampling (given in [2] ) to obtain
where w q = e j2π/q . Note that when p = q = 1, the expression for Y (z) in (19) reduces to X(z)H(z), which agrees with the discussion in section II.B.
We now consider the general case of L interleaved subADCs. As in (18), we sample the corresponding sub-ADC response h l (t) at p times the symbol rate to obtain a discrete signal h l [m] for each l. If the l th sub-ADC were to obtain all the samples, that is at the rate of pT
is obtained from (19) by replacing H(z) by H l (z).
In the time-interleaved architecture, we use (19) in (3) and (4) to obtain
where w = e j2π qL . Compared to the expression obtained for the p = q = 1 case in (4), the coefficients F i,k (z 1/q ) vary over two variables (i, k) and are defined in terms of the sub-ADC responses { H l (z)} as
We now analyze the special case of oversampling at twice the symbol rate in order to obtain useful insights regarding the length of the zero-forcing equalizers. The analysis also applies to other integer oversampling factors, but in practice, we would probably be interested in rational oversampling factors between 1 and 2.
A. Oversampling factor = 2
Substituting p = 2, q = 1 in (20), we obtain the following expression for the TI-ADC output:
where F i (z) is now defined as
For zero-forcing equalization, we consider L filters {G l (z)} as in (6) such that successive outputs are obtained from different filters operating in succession. Using (22) in (6), the output of the equalizer can be written in the z-domain as
where we used the fact w L = w for q = 1. The equalizer output in (24) refers to a discrete signal at twice the symbol rate. In order to obtain the "symbols", we first down-sample (by 2) the signal represented by Y (z) in (24) and later, we give conditions for zero-forcing the interference terms. The transform of the down-sampled version is given by [2] 
where u = √ z. We realize that the functions φ k (u) and φ k (−u) are dependent on each other. To obtain an unconstrained zero-forcing problem formulation, we define two transformed variables φ k,e (u) and φ k,o (u) as
(26) Using the power series expansion for φ k (u), we can infer that φ k,e (u) and φ k,o (u) contain different coefficients of the expansion and hence, we can chose them independent of each other. Now, the zero-forcing conditions (with a delay d) for the 2-times oversampling case are given by (11) 
T and in this case, the L × 2L system matrix A(z) has its entries as (26) by replacing φ k by F i . The set S a , for an integer a, is defined as S a = {i : (2i) mod L = a}. After solving the equation (11) using (27), the solution φ can be used in (13) to obtain the equalizers {G l (z)}. We now revisit the running example to show how oversampling can help to simplify the equalizer design.
Running Example: We consider the same case of L = 2 sub-ADCs but assume that the net sampling rate is two times the symbol rate. The sub-ADC responses, sampled at twice the symbol rate, are given by
To determine the system matrix A from (27), we calculate F 0 and F 1 using (23) and determine S a of (27) for the allowed values of a = {0, 1}. We obtain S 0 = {0, 1} and S 1 as empty.
We can now find the zero-forcing conditions by using the value of A in (11) as
where we replaced u with zeros, b(z) and c(z) , implies the existence of polynomial solutions for both φ 0,e and φ 0,o . These solutions can be found by using the extended Euclidean algorithm [3] . The obtained solutions are used in (13) to obtain finite length equalizers G 0 (z) and G 1 (z).
The existence of finite length equalizers can be generalized for a two-times oversampling TI-ADC with L sub-ADCs. From (27), we can decompose the L × 2L matrix A into two L × L matrices B and C, such that B consists of the first L columns of A and C has the next L columns. Now, we can rewrite (11) (used with A obtained from (27)) as
We now state the following lemma regarding the existence of finite length zero-forcing equalizers expressed in terms of the determinants (denoted by det) of the matrices B(z) and C(z).
Lemma 1. Finite length zero-forcing equalizers exist for mismatch compensation in the two-times oversampling case, when the polynomials det B(z) and det C(z) have no nontrivial zeros in common.

Proof:
We first note that the factors of z k in detB(z) or detC(z) can be absorbed into φ b (z) and φ c (z) in (30), so that we only need to consider nontrivial zeros (i.e., zeros at z = 0). Next, we note that (30) is a system of linear equations in φ b (z) and φ c (z). Also, by definition F i,e and F i,o contain only even powers of u = z 1 2 or equivalently, they are polynomials in z. Hence, the coefficient matrix U = [B(z) C(z)] is a L × 2L matrix with polynomial (in z) entries. We can form the augmented matrix U a by appending the column vector on the R. H. S of (30) to the matrix U . From [4] , polynomial solutions exist for all the entries of φ b (z) and φ c (z), when the greatest common divisor (gcd) of all the L × L determinants is same for both U and U a . (Actually, [4] provides results for when the variables and coefficients in the linear system of equations are integers, but this result extends to polynomials). By hypothesis, det B(z) and det C(z) have no common zeros, and hence the gcd is 1. These two determinants constitute two of all the L × L determinants calculated for both the matrices U and U a . Since the gcd of any other polynomial with 1 is also 1, we conclude the required gcd s are same (equal 1) for both U and U a , implying the existence of a polynomial solution to (30).
Referring to the running example, we have, from (29), that det B(z) = b 2 (z) and det C(z) = z 2 c 2 (z) and the determinants can be verified to have no common zeros, except at z = 0. We give further illustration of the relation between the zeros of det B(z) and det C(z) in Fig. 3 , where we consider L = 4 sub-ADCs and assume different levels of timing mismatch. For a given relative mismatch level δ, the mismatch parameters for all the sub-ADCs {δ l } are generated uniformly in [−δ, δ]. We observed no common nontrivial zeros between the determinants and hence, the existence of a finitelength equalizer is guaranteed by Lemma 1. 
IV. APPLICATION TO AN OFDM RECEIVER EMPLOYING A TI-ADC
We now illustrate the use of oversampling for mismatch compensation by considering a communication link using 128-subcarrier OFDM with 64-QAM signaling on each subcarrier, transmitted (with no excess bandwidth) over a frequency selective communication channel. In our numerical results, we use a channel impulse response obtained as a realization of the near Line-of-Sight (LOS) channel model defined in the UWB standardization process [1] . For the TI-ADC, we consider a 10% relative timing mismatch for each sub-ADC. Details of the channel and mismatch parameters are omitted here due to lack of space, but are available at [13] , [14] .
Following the discussion in Sections II and III, ideal zeroforcing equalizers for mismatch compensation can have an infinite number of taps. In this case, we can employ Minimum Mean-Squared Error (MMSE) mismatch compensation, minimizing the total residual interference power with a finite number of taps. When there exists a finite length zero-forcing (ZF) solution (for example, when Lemma 1 holds in the two times oversampling case), a ZF equalizer would be obtained as the MMSE solution for a sufficient number of taps. In other cases, as our numerical results illustrate, the equalizer length must increase with the desired resolution in order to limit the residual interference to an acceptable level.
Zero-forcing time domain mismatch compensation is of general applicability, but given that our focus is on OFDM in this section, we also evaluate the performance of a frequency-domain mismatch compensation scheme that we proposed in [13] , which is specifically designed for OFDM receivers. It was shown in [13] that, regardless of the desired resolution, we can compensate for mismatch after the FFT using L-tap frequency domain equalizers operating on groups of subcarriers of size L, when the number of subcarriers is a multiple of the number of sub-ADCs L. We refer to this scheme as Post-FFT compensation, and to the general zero-forcing mismatch compensation solution here as Pre-FFT compensation. For large constellations, we desire a high ADC resolution: in this case, post-FFT compensation works well for small L, but the pre-FFT compensation with oversampling (to limit complexity as the desired resolution increases) becomes attractive for large L.
We first consider a Nyquist sampling TI-ADC with a moderate interleaving factor of L = 8. BER results, depicted in Fig. 4 (a) , indicate that the mismatch, when left uncorrected, leads to significant error floors. Also, pre-FFT compensation, even with as many as 21 taps, could not completely eliminate the mismatch-induced interference. On the other hand, post-FFT compensation approaches the ideal performance without mismatch at a much smaller complexity of L = 8 taps.
When we consider increasing the interleaving factor of the TI-ADC to increase the net sampling rate, the complexity of the post-FFT scheme increases and beyond a point, we resort to oversampling to enable low-complexity mismatch compensation. For illustration, we consider a TI-ADC with L = 32, for which the post-FFT compensation is less attractive. We consider sampling at twice the Nyquist rate. For a given technology, the absolute mismatch remains fairly constant. Assuming 10% relative mismatch for Nyquist sampling, we have 20% relative mismatch for 2x oversampling. From Fig.  4 (b) , we observe that the Pre-FFT scheme requires only 5 taps to achieve the ideal performance without mismatch for BERs as low as 10 −4 . For the same range of BERs, when the oversampling factor is decreased to 5/4 (corresponds to oversampling by 25%), the number of taps increased to 9 to approach the performance without mismatch.
V. CONCLUSION
To summarize, oversampling proves valuable in limiting the complexity of mismatch compensation with increasing interleaving factor and resolution. Thus, it provides the flexibility of obtaining a high-resolution, high-rate ADC by interleaving a large number of relatively slow, power-efficient, sub-ADCs with high resolution. For example, consider an OFDM transceiver employing 64-QAM over a communication bandwidth of 1 GHz (uncoded bit rate of 6 Gbps). For 2x oversampling, each of the I and Q components require a TI-ADC operating at an aggregate sampling rate of 2 GHz with 8-10 bits resolution. If we use 32 sub-ADCs with the same resolution, each sub-ADC must operate at 62.5 MHz. Attractive low-power solutions for implementing such low rate sub-ADCs exist in Pipelined or Successive-Approximation Register (SAR) architecture [6] , resulting in reasonable overall power consumption. Of course, detailed circuit design and evaluation are required to determine the efficacy of such system-level designs.
A specific topic of ongoing research is to design efficient algorithms for estimating the mismatch parameters either by using specialized on-chip training or by using the training information available in communication signals. A broader area of investigation is the design of scalable mismatch compensation techniques for generic applications of TI-ADC.
